[Ssc] Seminar: Time Budgeting in Embedded System Design
Nima Hazar
n.hazar at gmail.com
Sat Aug 26 21:52:15 IRDT 2006
tittle: Time Budgeting in Embedded System Design
by: Dr.Soheil ghiasi
time: Monday 85/6/6 12:00 - 13:30
at: Kharazmi hall - Ce department
Abstract:
Hierarchical design planning is poised as one of the viable design
techniques for handling the ever-increasing complexity of embedded systems.
As part of this methodology system-level constraints, including timing, have
to be translated to sub system-level constraints. The majority of this talk
examines the problem of timing budget management, from both theoretical and
practical perspectives, in embedded system design.
Biography:
Soheil Ghiasi recieved his B.S. from Sharif University of Technology, Iran
in 1998, and his M.S. and Ph.D. in Computer Science from University of
California, Los Angeles in 2002 and 2004, respectively. He received the
Harry M. Showman Prize for excellence in research communication from UCLA
college of engineering in 2004. Currently, he is an assistant professor in
the dept of electrical and computer engineering at the University of
California, Davis. His research interests include different aspects of
Embedded system design and optimization, including architectures,
compilation and design automation for embedded systems.
for further information see:
http://ssc.ce.sharif.edu
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://lists.ce.sharif.edu/pipermail/ssc/attachments/20060826/c000e9c0/attachment.html
More information about the SSC
mailing list